

CLAIMS

What is claimed is

1 1. A register usage indicator system for efficiently signaling
2 register usage in a computer program comprising a plurality of blocks
3 of code, said register usage indicator system comprising:

4 a code usage register contained within a NOP instruction in one
5 of the plurality of blocks of code in the computer program, said code
6 usage register comprising a plurality of storage bits; and

7 a code register usage annotator for determining if each one of the
8 plurality of registers is live in one of the plurality of blocks of code
9 containing said NOP instruction.

1 2. The system of claim 1, wherein said code register usage
2 annotator sets one of said plurality of storage bits in said code usage
3 register for each one of the plurality of registers that is live in one of the
4 plurality of blocks of code containing said NOP instruction.

1 3. The system of claim 1, further comprising:

2 a register usage comparator for determining which of said
3 registers are live in one of the plurality of blocks of code in the
4 computer program by inspecting the bits set in said code usage register
5 contained in said NOP instruction.

1 4. The system of claim 3, wherein said code register usage
2 annotator determines whether or not each register is live in each one of
3 the plurality of blocks of code containing said NOP instruction; and
4 wherein said code register usage annotator sets each one of the
5 plurality of storage bits in one of a plurality of storage code usage
6 registers for each register live in each one of the plurality of blocks of
7 code containing said NOP instruction.

1 5. The system of claim 4, wherein said register usage
2 comparator determines which of said registers are not live in one of said
3 plurality of blocks of code, by performing a logical OR of all of said
4 plurality of storage code usage registers.

1 6. A method to efficiently signal register usage in a computer
2 program comprising a plurality of blocks of code, the method
3 comprising the steps of:

4 determining which of a plurality of registers are live in one of the
5 plurality of blocks of code in the computer program;

6 finding at least one NOP instruction in one of the plurality of
7 blocks of code;

8 creating a code usage register having a plurality of storage bits in
9 said at least one NOP instruction in one of the plurality of blocks of
10 code; and

11 setting one of said plurality of storage bits for each one of the
12 plurality of registers live in one of the plurality of blocks of code
13 containing said NOP instruction.

1 7. The method of claim 6, wherein said determining step
2 further comprises the step of:

3 determining which of said plurality of registers are live in one of
4 the plurality of blocks of code by inspecting the bits set in said code
5 usage register.

1 8. The method of claim 7, further comprising the step of:

2 determining which of the plurality of registers is live in each one
3 of the plurality of blocks of code in the computer program.

1 9. The method of claim 8, further comprising the step of:
2 setting each one of said plurality of storage bits in one of a
3 plurality of storage code usage registers for each register live in one of
4 the plurality of blocks of code containing said NOP instruction.

1 10. The method of claim 9, further comprising the step of:
2 determining which of said registers are not live in all of the
3 plurality of blocks of code, in the computer program, by performing a
4 logical OR of all of said plurality of storage code usage.

1 11. A register usage indicator system for efficiently signaling
2 register usage in a computer program comprising a plurality of blocks
3 of code, said register usage indicator system comprising:

4 means for determining which of the plurality of registers are live
5 in one of the plurality of blocks of code in the computer program;

6 means for finding at least one NOP instruction in said one of the
7 plurality of blocks of code;

8 means for creating a code usage register in said at least one NOP
9 instruction in said one of the plurality of blocks of code; and

10 means for setting one of a plurality of storage bits in said code
11 usage register for each one of the plurality of registers live in said one of
12 the plurality of blocks of code containing said NOP instruction.

1 12. The system of claim 11, further comprising:
2 means for determining which of the plurality of registers are live
3 in each one of the plurality of blocks of code in the computer program.

1 13. The system of claim 12, wherein said determining means
2 further comprises:

3 means for inspecting the bits set in said code usage register to
4 determine which of said registers are live in one of the plurality of
5 blocks of code containing said NOP instruction.

1 14. The system of claim 13, further comprising:
2 means for determining which of the plurality of registers are live
3 in each one of the plurality of blocks of code in the computer program.
4

1 15. The system of claim 14, further comprising:
2 means for setting each one of said plurality of storage bits in one
3 of a plurality of storage code usage registers for each register live in
4 each one of the plurality of blocks of code in the computer program.

1 16. The system of claim 15, further comprising:
2 means for determining which of said registers are not live in any
3 of the plurality of blocks of code in the computer program, by
4 performing a logical OR of all of said plurality of storage code usage
5 registers.

add a1

ADD B1

00442538-102100